AMD Piledriver Family 15h is a microarchitecture developed by AMD as the second-generation successor to Bulldozer. It targets desktop, mobile and server markets. It is used for the AMD Accelerated Processing Unit (formerly Fusion), AMD FX, and the Opteron line of processors.
The changes over Bulldozer are incremental. Piledriver uses the same "module" design. Its main improvements are to branch prediction and FPU/integer scheduling, along with a switch to hard-edge flip-flops to improve power consumption. This resulted in clock speed gains of 8–10% and a performance increase of around 15% with similar power characteristics. FX-9590 is around 40% faster than Bulldozer-based FX-8150, mostly because of higher clock speed.
Products based on Piledriver were first released on 15 May 2012 with the AMD Accelerated Processing Unit (APU), code-named Trinity, series of mobile products. APUs aimed at desktops followed in early October 2012 with Piledriver-based FX-series CPUs released later in the month. Opteron server processors based upon Piledriver were announced in early December 2012.
Piledriver includes improvements over the original Bulldozer microarchitecture:
Clustered Multi-Thread
Higher clock rates
Instructions per clock (IPC) improvements
Lower power consumption and temperatures
Turbo Core 3.0
Faster integrated memory controller (IMC)
Fixed hardware divider
Improved branch prediction and prefetching
Perceptron branch predictor
Improved floating-point and integer scheduling
Support for Advanced Vector Extensions (AVX) 1.1, FMA3, BMI1 and TBM
Larger L1 translation lookaside buffers (TLB) and L2 efficiency improvements
Switch to hard-edge flip-flops, allowing a decrease in power consumption
Cyclos resonant clock mesh (RCM) technology
17–220 W thermal design power (TDP)
APU features table
List of AMD FX processorsList of AMD processors with 3D graphics and Opteron
The K suffix denotes an unlocked A-series processor. All FX-series processors are unlocked unless otherwise specified.
Some Opteron 32 nm processors.
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
The AMD Bulldozer Family 15h is a microprocessor microarchitecture for the FX and Opteron line of processors, developed by AMD for the desktop and server markets. Bulldozer is the codename for this family of microarchitectures. It was released on October 12, 2011, as the successor to the K10 microarchitecture. Bulldozer is designed from scratch, not a development of earlier processors. The core is specifically aimed at computing products with TDPs of 10 to 125 watts.
AMD Excavator Family 15h is a microarchitecture developed by AMD to succeed Steamroller Family 15h for use in AMD APU processors and normal CPUs. On October 12, 2011, AMD revealed Excavator to be the code name for the fourth-generation Bulldozer-derived core. The Excavator-based APU for mainstream applications is called Carrizo and was released in 2015. The Carrizo APU is designed to be HSA 1.0 compliant. An Excavator-based APU and CPU variant named Toronto for server and enterprise markets was also produced.
In computer architecture, instructions per cycle (IPC), commonly called instructions per clock is one aspect of a processor's performance: the average number of instructions executed for each clock cycle. It is the multiplicative inverse of cycles per instruction. While early generations of CPUs carried out all the steps to execute an instruction sequentially, modern CPUs can do many things in parallel.
Delegation is a thread synchronization technique where access to shared data is performed through a dedicated server thread. When a client thread requires shared data access, it makes a request to a server and waits for a response. This paper studies deleg ...
2015
Fine-grain data parallelism is increasingly common in mainstream processors in the form of long vectors and on-chip GPUs. This paper develops compiler and runtime support to exploit such data parallelism for non-numeric, non-graphic, irregular parallel tas ...