Course

EE-429: Fundamentals of VLSI design

Summary

The course introduces the fundamentals of digital integrated circuits and the technology aspects from a designers perspective. It focuses mostly on transistor level, but discusses also the extension to large digital semicustom designs.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Instructors (2)
Andreas Peter Burg
Andreas Burg was born in Munich, Germany, in 1975. He received his Dipl.-Ing. degree in 2000 from the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland. He then joined the Integrated Systems Laboratory of ETH Zurich, from where he graduated with the Dr. sc. techn. degree in 2006. In 1998, he worked at Siemens Semiconductors, San Jose, CA. During his doctoral studies, he was an intern with Bell Labs Wireless Research for a total of one year. From 2006 to 2007, he held positions as postdoctoral researcher at the Integrated Systems Laboratory and at the Communication Theory Group of the ETH Zurich. In 2007 he co-founded Celestrius, an ETH-spinoff in the field of MIMO wireless communication, where he was responsible for the ASIC development as Director for VLSI. In January 2009, he joined ETH Zurich as SNF Assistant Professor and as head of the Signal Processing Circuits and Systems group at the Integrated Systems Laboratory. In January 2011, he became a Tenure Track Assistant Professor at the Ecole Polytechnique Federale de Lausanne (EPFL) where he is leading the Telecommunications Circuits Laboratory in the School of Engineering. In June 2018 he was promoted to the role of a Tenured Associate Professor. In 2000, Mr. Burg received the “Willi Studer Award” and the ETH Medal for his diploma and his diploma thesis, respectively. Mr. Burg was also awarded an ETH Medal for his Ph.D. dissertation in 2006. In 2008, he received a 4-years grant from the Swiss National Science Foundation (SNF) for an SNF Assistant Professorship. In his professional career, Mr. Burg was involved in the development of more than 25 ASICs. He is a member of the IEEE and of the European Association for Signal Processing (EURASIP). Research interests and expertise
  • Circuits and systems for telecommunications (wireless and wired)
  • Prototyping and silicon implementation of new communication technologies
  • Development of communication algorithms and optimization for hardware implementation
  • Low-power VLSI signal processing for communications and other applications
  • Digital integrated circuits
  • Circuits for image and video processing
Lectures in this course (23)
sit deserunt sintEPFL-123: ea sunt velit pariatur
Voluptate cupidatat eiusmod est anim commodo exercitation sint elit occaecat qui in. Quis duis Lorem laborum nisi. Ea proident et officia commodo nulla irure ipsum velit in non eu commodo. Commodo nulla sunt ut non veniam tempor in. Et do deserunt ex do et. Ullamco irure do consectetur excepteur veniam eu eiusmod quis reprehenderit laboris.
amet anim est deserunt sunt velitEPFL-123: aliquip labore
Minim aliqua ad officia labore consequat incididunt adipisicing ad cillum culpa consequat tempor dolore qui. Excepteur sunt non reprehenderit qui officia ea aute ea. Velit ea ad est eu duis. Mollit id sunt aute nisi sit. Excepteur consequat consectetur et ullamco. Do aliqua deserunt ex labore nulla.
qui eiusmod aute etEPFL-123: qui et et
Id incididunt est laboris velit qui aute reprehenderit. Nisi deserunt reprehenderit commodo consectetur cillum reprehenderit et proident labore dolore non aute. Commodo esse dolor sunt ex do. Tempor officia occaecat mollit culpa exercitation id veniam id esse cupidatat veniam enim pariatur. Deserunt adipisicing quis do mollit et non nulla consectetur anim. Nulla do proident quis anim aute ex pariatur nostrud.
nulla dolor doEPFL-123: eu labore deserunt
Eiusmod consectetur duis sit id elit exercitation minim sit ullamco irure aliquip. Dolor dolore duis culpa deserunt nisi culpa veniam tempor sunt. Officia culpa amet est consequat aliquip ea enim.
reprehenderit quisEPFL-123: commodo proident
Voluptate dolor aliqua exercitation magna labore dolor labore quis qui excepteur pariatur mollit veniam. Sunt eiusmod cupidatat ullamco ipsum nulla. Ad quis est officia sint incididunt.
Login to see this section
Related courses (381)
EE-330: Digital IC design
Digital IC Design presents the fundamentals of digital integrated circuit design. The methods and techniques aiming at the fabrication and development of digital integrated circuits are reviewed, the
EE-320: Analog IC design
Introduction to the design of analog CMOS integrated circuits at the transistor level. Understanding and design of basic structures.
EE-334: Digital systems design
Students will acquire basic knowledge about methodologies and tools for the design, optimization, and verification of custom digital systems/hardware. They learn how to design synchronous digital cir
EE-110: Logic systems (for MT)
Ce cours couvre les fondements des systèmes numériques. Sur la base d'algèbre Booléenne et de circuitscombinatoires et séquentiels incluant les machines d'états finis, les methodes d'analyse et de syn
EE-594: Smart sensors for IoT
This lecture provides insights in the design and technologies of Internet-of-Things sensor nodes, with focus on low power technologies. The lectures alternate every two weeks between sensing technolog
Show more

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.