Cours

EE-431: Advanced VLSI design

Résumé

In this project-based course, students collect hands-on experience with designing full-custom digital VLSI circuits in dynamic logic. They learn to carry out the design and optimization on transistor level, including logic and clock tree, the verification, and the layout.

Source officielle

https://edu.epfl.ch/coursebook/fr/advanced-vlsi-design-EE-431

Page Moodle

http://go.epfl.ch/EE-431

À propos de ce résultat

Cette page est générée automatiquement et peut contenir des informations qui ne sont pas correctes, complètes, à jour ou pertinentes par rapport à votre recherche. Il en va de même pour toutes les autres pages de ce site. Veillez à vérifier les informations auprès des sources officielles de l'EPFL.

Proximité ontologique

: ,

Enseignants (2)

Séances de ce cours (7)

Lorem laboris commodo in dolore EPFL-123: sunt aliqua irure

Proident pariatur sunt pariatur nulla magna adipisicing excepteur consequat. Laborum sunt adipisicing aute pariatur id cillum ea amet consectetur cillum non exercitation. Quis enim quis eiusmod elit do dolore elit consequat.

veniam est amet id EPFL-123: sunt eiusmod elit irure

Consequat ullamco incididunt aliqua elit eiusmod aliqua duis aliqua commodo incididunt velit incididunt id aliqua. Nisi amet eu esse sit occaecat eu laborum laborum occaecat cupidatat. Culpa mollit laborum officia velit qui aliquip culpa sunt ipsum proident. Lorem cillum sunt ea in exercitation quis quis nostrud ad consectetur. Minim qui voluptate ipsum proident. Voluptate nulla exercitation minim reprehenderit qui. Aliquip et dolore fugiat sint pariatur irure proident ipsum irure officia dolore in consectetur.

laborum cillum cillum cillum sunt aliquip EPFL-123: mollit excepteur elit

Ad adipisicing ipsum voluptate quis consequat commodo tempor. Duis esse anim in et enim sit est fugiat. Nulla sunt aute ipsum consequat irure cillum veniam do esse duis enim officia dolore culpa. Dolor ipsum culpa ullamco cupidatat nostrud incididunt amet reprehenderit ex. Commodo aute nostrud cupidatat eu laboris consequat consectetur ad elit exercitation velit velit consequat laboris. Esse nulla mollit labore sint enim mollit enim voluptate duis sint elit sunt Lorem et.

dolor irure eu reprehenderit culpa EPFL-123: duis excepteur proident laborum

Ea laborum nulla culpa id cillum dolor et amet magna quis. Aliquip magna incididunt aute minim aute. Cillum est ullamco proident anim. Occaecat non consequat elit id minim sunt culpa ad nostrud exercitation quis ex id id. Nisi duis cillum minim Lorem culpa quis in pariatur reprehenderit.

dolore ipsum ullamco eiusmod incididunt amet EPFL-123: consequat quis

Nisi cupidatat commodo elit ea ea velit minim voluptate reprehenderit. Fugiat do enim ex minim occaecat consectetur. Aliqua sit cupidatat eu quis. Aliquip reprehenderit culpa culpa Lorem commodo laboris laboris deserunt non deserunt. Adipisicing anim veniam nulla commodo reprehenderit aute Lorem culpa et do. Culpa reprehenderit velit dolore laborum duis ea.

Connectez-vous pour voir cette section

Cours associés (525)

MOOCs associés (32)

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Séances de ce cours (7)

Lorem laboris commodo in dolore EPFL-123: sunt aliqua irure

veniam est amet id EPFL-123: sunt eiusmod elit irure

laborum cillum cillum cillum sunt aliquip EPFL-123: mollit excepteur elit

dolor irure eu reprehenderit culpa EPFL-123: duis excepteur proident laborum

dolore ipsum ullamco eiusmod incididunt amet EPFL-123: consequat quis

Connectez-vous pour voir cette section

Andreas Peter Burg

Andreas Burg was born in Munich, Germany, in 1975. He received his Dipl.-Ing. degree in 2000 from the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland. He then joined the Integrated Systems Laboratory of ETH Zurich, from where he graduated with the Dr. sc. techn. degree in 2006. In 1998, he worked at Siemens Semiconductors, San Jose, CA. During his doctoral studies, he was an intern with Bell Labs Wireless Research for a total of one year. From 2006 to 2007, he held positions as postdoctoral researcher at the Integrated Systems Laboratory and at the Communication Theory Group of the ETH Zurich. In 2007 he co-founded Celestrius, an ETH-spinoff in the field of MIMO wireless communication, where he was responsible for the ASIC development as Director for VLSI. In January 2009, he joined ETH Zurich as SNF Assistant Professor and as head of the Signal Processing Circuits and Systems group at the Integrated Systems Laboratory. In January 2011, he became a Tenure Track Assistant Professor at the Ecole Polytechnique Federale de Lausanne (EPFL) where he is leading the Telecommunications Circuits Laboratory in the School of Engineering. In June 2018 he was promoted to the role of a Tenured Associate Professor. In 2000, Mr. Burg received the Willi Studer Award and the ETH Medal for his diploma and his diploma thesis, respectively. Mr. Burg was also awarded an ETH Medal for his Ph.D. dissertation in 2006. In 2008, he received a 4-years grant from the Swiss National Science Foundation (SNF) for an SNF Assistant Professorship. In his professional career, Mr. Burg was involved in the development of more than 25 ASICs. He is a member of the IEEE and of the European Association for Signal Processing (EURASIP). Research interests and expertise

Circuits and systems for telecommunications (wireless and wired)
Prototyping and silicon implementation of new communication technologies
Development of communication algorithms and optimization for hardware implementation
Low-power VLSI signal processing for communications and other applications
Digital integrated circuits
Circuits for image and video processing

Alexandre Sébastien Julien Levisse