A cryo-CMOS chip that integrates silicon quantum dots and multiplexed dispersive readout electronics

Edoardo Charbon, Yatao Peng, Andrea Ruffino
NATURE PORTFOLIO, 2021
Journal paper

Abstract

An integrated circuit fabricated using industry-standard 40 nm complementary metal-oxide-semiconductor technology can combine silicon quantum devices, digital addressing and analogue multiplexed dispersive readout electronics. As quantum computers grow in complexity, the technology will have to evolve from large distributed systems to compact integrated solutions. Spin qubits in silicon quantum dots are thought to offer good scalability because both spin-carrying quantum dots and support complementary metal-oxide-semiconductor (CMOS) electronics can, in principle, be monolithically integrated on a single chip. However, monolithically integrated quantum-classical hybrid circuits based on industry-standard CMOS technology remain limited. Here we report a millikelvin integrated circuit fabricated using 40 nm CMOS technology that integrates silicon quantum-dot arrays with support electronics in an architecture that allows the array to be efficiently addressed and read. The architecture contains integrated microwave lumped-element resonators for dispersive sensing of the charge state of the quantum dots, mediated via digital transistors in a column-row-addressing distribution. With the chip, we demonstrate combined time- and frequency-division multiplexing, which scales sublinearly the resources as well as footprint required for readout.

Official source

https://infoscience.epfl.ch/record/291294?ln=en

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related concepts

Related publications

Integrated multiplexed microwave readout of silicon quantum dots in a cryogenic CMOS chip

Edoardo Charbon, Yatao Peng, Andrea Ruffino

Solid-state quantum computers require classical electronics to control and readout individual qubits and to enable fast classical data processing [1-3]. Integrating both subsystems at deep cryogenic temperatures [4], where solid-state quantum processors operate best, may solve some major scaling challenges, such as system size and input/output (I/O) data management [5]. Spin qubits in silicon quantum dots (QDs) could be monolithically integrated with complementary metal-oxide-semiconductor (CMOS) electronics using very-large-scale integration (VLSI) and thus leveraging over wide manufacturing experience in the semiconductor industry [6]. However, experimental demonstrations of integration using industrial CMOS at mK temperatures are still in their infancy. Here we present a cryogenic integrated circuit (IC) fabricated using industrial CMOS technology that hosts three key ingredients of a silicon-based quantum processor: QD arrays (arranged here in a non-interacting 3x3 configuration), digital electronics to minimize control lines using row-column addressing and analog LC resonators for multiplexed readout, all operating at 50 mK. With the microwave resonators (6-8 GHz range), we show dispersive readout of the charge state of the QDs and perform combined time- and frequency-domain multiplexing, enabling scalable readout while reducing the overall chip footprint. This modular architecture probes the limits towards the realization of a large-scale silicon quantum computer integrating quantum and classical electronics using industrial CMOS technology.

2021

Integration and modeling of ferroelectric devices in a standard CMOS porcess for low power non-volatile memories

Vincent Meyer

The present work analyzes the impact of ferroelectric materials like PZT when integrated in a standard 0.5µm CMOS process in order to realize nonvolatile memories. The project has been initiated conjointly by the Swiss Federal Institute of Technology of Lausanne (EPFL) and our industrial partner EM Microelectronic Marin. As part of this study, a specific test and measurement circuit layout has been developed, integrating on a same silicon surface, classical CMOS devices and circuits specifically oriented toward the realization of nonvolatile memories. On the basis of this layout, exhaustive measurements have been carried out. These latter include several classical techniques, well adapted to the follow-up of electrical and physical characteristics, that take place throughout the technological process steps constituting the process in its whole. More specific measurement techniques are presented and results of measurements throughout the technological steps are analyzed. Among them, the Charge Pumping (CP) constitutes, as far as we know, an original method in the field of a study on the effects of ferroelectric materials on a standard CMOS process. Measurement results are presented and analyzed throughout the process steps and provide encouraging results. A major problem has however been raised, namely the anneals in presence of hydrogen. necessary for CMOS electronic devices, however degrading the ferroelectric capacitor characteristics. On the other hand, the initial properties of these devices can he recovered with thermal anneals in presence of oxygen, but in turn these latter are degrading CMOS devices. Solutions quoted from scientific publications are proposed and discussed. A compact model of the hysteretic behavior in ferroelectric materials has been developed in parallel with the project, based on the Preisach theory and on an analytical formulation deduced from a simple and empirical mathematical function. This work. as well as its extension for a ferroelectric transistor model, are presented as they appear in the scientific reviews "Solid State Electronics" and "Transaction on Electronic Devices" respectively.

EPFL2005

Since the emergence of Silicon On Insulator (SOI) technology the research activities have been concentrated on a detailed analysis of SOI devices and their use in different application fields (low-voltage, low-power circuits, high temperature electronics, digital circuits, etc.). The present thesis deals with low-voltage, low-power mixed-mode design using a SOI technology. The goal is to establish the concepts that allow one to design SOI mixed-mode circuits, and to apply these concepts to the design of fully depleted (FD) and partially depleted (PD) SOI circuits and systems. Two studies have been realized in the scope of this work: a Hall sensor based microsystem design using an experimental FD SOI technology a DRAM design using capacitor-less 1T floating-body PD SOI memory cells. At the beginning of this thesis, two major types of SOI devices are introduced, namely FD and PD devices. The most important properties of these devices are then presented and compared to those of CMOS bulk devices. A design methodology based on design retargeting from bulk to SOI technology is further proposed. This methodology is developed with the aim of being implemented for the design of FD SOI circuits. It consists in using the same device dimensions and bias currents for the bulk and the corresponding FD SOI design. The analysis performed proves that such an approach permits one to obtain better circuit performances using the FD SOI technology. The EKV model is chosen for Spice simulations. For that purpose the extraction of the EKV intrinsic parameters has been performed for the experimental 0.5 μm FD SOI technology. The EKV model card obtained from transistor measurements is implemented straightforwardly for circuit simulations. The first study presented in this thesis is an FD SOI Hall sensor front-end for energy measurement. The mixed-mode microsystem design is completely based on the proposed design methodology. The system level solutions are also included, such as the spinning-current method that serves for reduction of the offset and low frequency noise of the analog front-end, and a high resolution analog-to-digital conversion technique. The integrated microsystem is entirely functional. Furthermore, according to the existing literature, this integrated circuit is the first microsystem completely realized using FD SOI technology. The overall system error that is obtained is less than 1.5 %. During the second part of this work, a novel sensing scheme that exploits an automatic reference generation based on successive approximations has been developed for the PD SOI capacitor-less 1T DRAM. The 1T DRAM reference current is generated by an adjustable current source. The electrical calibration of the reference current is performed using a digital-to-analog converter and successive approximations algorithm. The proposed scheme is evaluated in a 2 kb test chip. The circuit integrated using PD SOI technology contains a 2 kb 1T memory array, as well as automatic reference generators and peripheral circuits. The automatic reference generator comprises current mode sense amplifier, M/3M converter, and successive approximations register. All blocks implemented in the test chip are described in detail, and PD SOI design issues are discussed. A number of experimental results demonstrate the potential of the PD SOI 1T DRAM for future embedded DRAM applications. The measured retention time under holding conditions is higher than 1s. In the continuous read mode, a few hundreds of the read cycles can be performed without a refresh operation. The test chip has a measured access time of 25 ns with a read cycle time of 70 ns.

EPFL2005

Integration and modeling of ferroelectric devices in a standard CMOS porcess for low power non-volatile memories

Vincent Meyer

EPFL2005