This lecture covers the use of molecular transistors for logic computation, the design and simulation of logic gates, and the transition from device physical simulation to circuit design. It also explores the methods for functional verification and fabrication of molecular transistors, emphasizing the importance of interconnect parasitics, driving capability, and the number of cascaded gates. The lecture delves into the fabrication process, electron transport, and array circuits with molecular transistors, providing insights into the optimization of device performance and the analysis of transmission spectra.