Giovanni De Micheli, Srinivasan Murali
With decreasing feature size of transistors, the interconnect wire delay is becoming a major bottleneck in current Systems on Chips (SoCs). Another effect of shrinking feature size is that the wires are becoming unrealable as they are increasingly suscepti ...
2005
