Publications related to Routing

Observed Kinetics of Enterovirus Inactivation by Disinfectants Differ among the Host Cells Used for Enumeration

Tamar Kohn, Shannon Christa David, Shotaro Torii, Odile Marie Clotilde Hervás de Nalda-Larivé, Federica Cariti

The virus inactivation efficacy of disinfectants is typically assessed by infectivity assay utilizing a single type of host cell. Enteroviruses infect multiple host cells via different entry routes, and each entry route may be impaired differently by a giv ...

2023

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck

Mirjana Stojilovic, Stefan Nikolic, Shashwat Shrivastava

We identified that in modern commercial FPGAs, routing signals from the general interconnect to the configurable logic blocks (CLBs) through a very sparse input interconnect block (IIB) represents a significant runtime bottleneck. This is despite academic ...

2023

Observed Kinetics of Enterovirus Inactivation by Free Chlorine Are Host Cell-Dependent

Tamar Kohn, Shannon Christa David, Shotaro Torii, Federica Cariti

Virucidal efficacies of disinfectants are typically assessed by infectivity assay utilizing a single type of host cell. Enteroviruses infect multiple host cells via various entry routes, and each entry route may be impaired differently by a given disinfect ...

2023

Critical node selection method for efficient Max-Pressure traffic signal control in large-scale congested networks

Nikolaos Geroliminis, Dimitrios Tsitsokas, Anastasios Kouvelas

Decentralized signal control of congested traffic networks based on the Max-Pressure (MP) controller is theoretically proven to maximize throughput, stabilize the system and balance queues for single intersections under specific conditions. However, its pe ...

2022

Efficient Max-Pressure Traffic Management for Large-Scale Congested Urban Networks

Nikolaos Geroliminis, Dimitrios Tsitsokas, Anastasios Kouvelas

Traffic responsive signal control systems bear high potential in reducing delays in congested networks due to their ability of dynamically adjusting right-of-way assignment among conflicting movements, based on real-time traffic measurements. In this work, ...

2022

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

Mirjana Stojilovic, Hossein Asadi, Zeinab Seifoori

Despite FPGAs rapidly evolving to support the requirements of the most demanding emerging applications, their high static power consumption, concentrated within the routing resources, still presents a major hurdle for low-power applications. Augmenting the ...

2021

NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs

Mirjana Stojilovic, Stefan Nikolic, Morten Borup Petersen

Novel applications have triggered significant changes at the system level of FPGA architecture design, such as the introduction of embedded VLIW processor arrays and hardened NoCs. However, the routing architecture of the soft logic fabric has largely rema ...

2021

Turning PathFinder Upside -Down: 1-4,xploring FPGA Switch -Blocks by Negotiating Switch Presence

Paolo Ienne, Stefan Nikolic

Automated switch-block exploration gains in importance as technology scaling brings more emphasis on the physical constraints, making it insufficient to rely on abstract measures of routability alone. In this work, we take an approach that significantly di ...

IEEE COMPUTER SOC2021

Security-aware Routing and Scheduling for Control Applications on Ethernet TSN Networks

Amir Aminifar

Today, it is common knowledge in the cyber-physical systems domain that the tight interaction between the cyber and physical elements provides the possibility of substantially improving the performance of these systems that is otherwise impossible. On the ...

ASSOC COMPUTING MACHINERY2020

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Routing

Observed Kinetics of Enterovirus Inactivation by Disinfectants Differ among the Host Cells Used for Enumeration

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck

Observed Kinetics of Enterovirus Inactivation by Free Chlorine Are Host Cell-Dependent

Optimal routing and design of CO2 based district anergy networks

Critical node selection method for efficient Max-Pressure traffic signal control in large-scale congested networks

Efficient Max-Pressure Traffic Management for Large-Scale Congested Urban Networks

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs

Turning PathFinder Upside -Down: 1-4,xploring FPGA Switch -Blocks by Negotiating Switch Presence

Security-aware Routing and Scheduling for Control Applications on Ethernet TSN Networks

Graph Chatbot

Chat with Graph Search

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck

Observed Kinetics of Enterovirus Inactivation by Disinfectants Differ among the Host Cells Used for Enumeration

Optimal routing and design of CO2 based district anergy networks

Efficient Max-Pressure Traffic Management for Large-Scale Congested Urban Networks

Critical node selection method for efficient Max-Pressure traffic signal control in large-scale congested networks

NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs

Observed Kinetics of Enterovirus Inactivation by Free Chlorine Are Host Cell-Dependent

Security-aware Routing and Scheduling for Control Applications on Ethernet TSN Networks

Turning PathFinder Upside -Down: 1-4,xploring FPGA Switch -Blocks by Negotiating Switch Presence