Minimal instruction set computer

Minimal instruction set computer (MISC) is a central processing unit (CPU) architecture, usually in the form of a microprocessor, with a very small number of basic operations and corresponding opcodes, together forming an instruction set. Such sets are commonly stack-based rather than register-based to reduce the size of operand specifiers. Such a stack machine architecture is inherently simpler since all instructions operate on the top-most stack entries. One result of the stack architecture is an overall smaller instruction set, allowing a smaller and faster instruction decode unit with overall faster operation of individual instructions. Separate from the stack definition of a MISC architecture, is the MISC architecture being defined by the number of instructions supported. Typically a minimal instruction set computer is viewed as having 32 or fewer instructions, where NOP, RESET, and CPUID type instructions are usually not counted by consensus due to their fundamental nature. 32 instructions is viewed as the highest allowable number of instructions for a MISC, though 16 or 8 instructions are closer to what is meant by "Minimal Instructions". A MISC CPU cannot have zero instructions as that is a zero instruction set computer. A MISC CPU cannot have one instruction as that is a one instruction set computer. The implemented CPU instructions should by default not support a wide set of inputs, so this typically means an 8-bit or 16-bit CPU. If a CPU has an NX bit, it is more likely to be viewed as being a complex instruction set computer (CISC) or reduced instruction set computer (RISC). MISC chips typically lack hardware memory protection of any kind, unless there is an application specific reason to have the feature. If a CPU has a microcode subsystem, that excludes it from being a MISC. The only addressing mode considered acceptable for a MISC CPU to have is load/store, the same as for reduced instruction set computer (RISC) CPUs. MISC CPUs can typically have between 64 KB to 4 GB of accessible addressable memory—but most MISC designs are under 1 megabyte.

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related concepts (6)

Related lectures (4)

Comparison of instruction set architectures

An instruction set architecture (ISA) is an abstract model of a computer, also referred to as computer architecture. A realization of an ISA is called an implementation. An ISA permits multiple implementations that may vary in performance, physical size, and monetary cost (among other things); because the ISA serves as the interface between software and hardware. Software that has been written for an ISA can run on different implementations of the same ISA.

Minimal instruction set computer

Stack machine

In computer science, computer engineering and programming language implementations, a stack machine is a computer processor or a virtual machine in which the primary interaction is moving short-lived temporary values to and from a push down stack. In the case of a hardware processor, a hardware stack is used. The use of a stack significantly reduces the required number of processor registers. Stack machines extend push-down automata with additional load/store operations or multiple stacks and hence are Turing-complete.

Introduction to Processors CS-208: Computer architecture I

Covers the fundamentals of processors, from digital logic to program execution, including components like ALU, register file, and control logic.

Bitcoin and Ethereum: Scripting and Gas CS-234: Technologies for democratic society

Explores Bitcoin scripting, Ethereum gas, smart contracts, limitations, and common uses.

Neuromorphic Computing: Challenges and Future BIOENG-450: In silico neuroscience

Discusses the challenges and future of neuromorphic computing, comparing digital computers and specialized hardware, such as SpiNNaker and NEST, while exploring the Human Brain Project's Neuromorphic Computing Platform.