Concept

Diode–transistor logic

Related publications (53)

Semiconductor memory cell, array, architecture and device, and method of operating same

There are many inventions described and illustrated herein. In a first aspect, the present invention is directed to a memory cell and technique of reading data from and writing data into that memory cell. In this regard, in one embodiment of this aspect of ...

2007

Fast and Efficient Light Intensity Modulation in SOI with Gate-All-Around Transistor Phase Modulator

Mihai Adrian Ionescu, Luc Thévenaz, Kirsten Emilie Moselund

We report fast modulation (>30 GHz) in a SOI resonant cavity using integrated Bragg mirrors and a gate-all-around transistor as active element. Modulation depth >90% can be obtained in 12.5 μm long devices. ...

IEEE2006

A low-power, multichannel gated oscillator-based CDR for short-haul applications

Seyed Armin Tajalli, Yusuf Leblebici, Paul Victor Georges Muller

We present a complete top-down design of a low-power multi-channel clock recovery circuit based on gated current-controlled oscillators. The flow includes several tools and methods used to specify block constraints, to design and verify the topology down t ...

2005

Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit

Seyed Armin Tajalli, Yusuf Leblebici, Paul Victor Georges Muller

IEEE2005

Semiconductor device

Serguei Okhonin

A semiconductor device, such as a memory device or radiation detector, is disclosed, in which data storage cells are formed on a substrate. Each of the data storage cells includes a field effect transistor having a source, drain, and gate, and a body arran ...

2004

Method of driving a semiconductor device

Serguei Okhonin

Data storage cells are formed on a substrate (13). Each of the data storage cells includes a field effect transistor with a source (18), drain (22) and gate (28) and a body arranged between the source and drain for storing electrical charge generated in th ...

2003

Semiconductor device and DRAM

Serguei Okhonin

2003

Asymmetrical multilevel inverter for large induction machine drives

Alfred Rufer

This paper describes some techniques to improve the output waveform quality of multilevel inverts fed-indction machines. The investigated topologies are the diode-clamped and series-connection of H-bridges. Thesetechinques are based on an unequal dc-voltag ...

2001

A Micropower Class-AB CMOS Log-Domain Filter for DECT Applications

Christian Enz

This paper presents a micropower second-order low-pass filter using the log-domain principle and integrated in a 0.35-μm CMOS process. It has been designed as an antialiasing filter for a DECT transceiver with a 45-kHz nominal cutoff frequency. The circuit ...

2001

A modular and scalable architecture for the realization of high-speed programmable rank-order filters using threshold logic

Yusuf Leblebici, Ilhan Hatirnaz

We present a new scalable architecture for the realization of fully programmable rank order filters (ROF). Capacitive Threshold Logic (CTL) gates are utilized for the implementation of the multi-input programmable majority (voting) functions required in th ...

2000

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.