Concept

Transistor count

Related publications (351)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Transistor count

Graph Chatbot

Chat with Graph Search

Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures

The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS

Valley dependent anisotropic spin splitting in silicon quantum dots

Elastic strain engineering for ultralow mechanical dissipation

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

Elastic strain engineering for ultralow mechanical dissipation

An integrator-differentiator TIA using a multi-element pseudo-resistor in its DC servo loop for enhanced noise performance

Post-P&R Performance and Power Analysis for RRAM-based FPGAs

Performance characterization of Altera and Xilinx 28 nm FPGAs at cryogenic temperatures

The Inherent Cost of Remembering Consistently

The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS

The Inherent Cost of Remembering Consistently

Performance characterization of Altera and Xilinx 28 nm FPGAs at cryogenic temperatures

Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures

Elastic strain engineering for ultralow mechanical dissipation

Valley dependent anisotropic spin splitting in silicon quantum dots

Elastic strain engineering for ultralow mechanical dissipation

An integrator-differentiator TIA using a multi-element pseudo-resistor in its DC servo loop for enhanced noise performance

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

Post-P&R Performance and Power Analysis for RRAM-based FPGAs