Giovanni De Micheli, Luca Benini
On-chip interconnection networks for future systems on chip (SoC) will have to deal with the increasing sensitivity of global wires to noise sources such as crosstalk or power supply noise. Hence, transient delay and logic faults are likely to reduce the r ...
Institute of Electrical and Electronics Engineers2005
