Publications related to Memory address

Gain-Cell Embedded DRAMs: Modeling and Design Space

Andreas Peter Burg, Adam Shmuel Teman, Robert Giterman, Andrea Bonetti

Among the different types of dynamic random-access memories (DRAMs), gain-cell embedded DRAM (GC-eDRAM) is a compact, low-power, and CMOS-compatible alternative to conventional static random-access memory (SRAM). GC-eDRAM achieves high memory density, as i ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2020

The Cost of Scaling a Reliable Interconnection Topology

Rachid Guerraoui, Alexandre David Olivier Maurer

In distributed computing, many papers try to evaluate the message complexity of a distributed system as a function of the number of nodes n. But what about the cost of building the distributed system itself? Assuming that we want to reliably connect n node ...

2020

SixTrack Version 5: Status and New Developments

Giovanni Iadarola, Igor Zacharov, Riccardo De Maria, Dario Pellegrini, Massimo Giovannozzi

SixTrack Version 5 is a major SixTrack release that introduces new features, with improved integration of the existing ones, and extensive code restructuring. New features include dynamic-memory management, scattering-routine integration, a new initial-con ...

IOP PUBLISHING LTD2019

A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

David Atienza Alonso, Marina Zapater Sancho, Pierre-Emmanuel Julien Marc Gaillardon, Xifan Tang, Yasir Mahmood Qureshi, Edouard Giacomin, João Miguel Morgado Pereira Vieira

The need for running complex Machine Learning (ML) algorithms, such as Convolutional Neural Networks (CNNs), in edge devices, which are highly constrained in terms of computing power and energy, makes it important to execute such applications efficiently. ...

2019

SoK: Shining Light on Shadow Stacks

Mathias Josef Payer, Xiangyu Zhang

Control-Flow Hijacking attacks are the dominant attack vector against C/C++ programs. Control-Flow Integrity (CFI) solutions mitigate these attacks on the forward edge, i.e., indirect calls through function pointers and virtual calls. Protecting the backwa ...

IEEE COMPUTER SOC2019

Switching event detection and self-termination programming circuit for energy efficient ReRAM memory arrays

Alexandre Sébastien Julien Levisse, Etienne Nowak

Energy efficiency remains a challenge for the design of non-volatile resistive memories (ReRAMs) arrays. This memory technology suffers from intrinsic variability in switching speed, programming voltages and resistance levels. The programming conditions of ...

2019

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Memory address

Gain-Cell Embedded DRAMs: Modeling and Design Space

The Cost of Scaling a Reliable Interconnection Topology

SixTrack Version 5: Status and New Developments

A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

SoK: Shining Light on Shadow Stacks

Timely and cost-efficient data exploration through adaptive tuning

Efficient Workload Colocation in Modern Data Centers

Switching event detection and self-termination programming circuit for energy efficient ReRAM memory arrays

Graph Chatbot

Chat with Graph Search

Efficient Workload Colocation in Modern Data Centers

Timely and cost-efficient data exploration through adaptive tuning

Gain-Cell Embedded DRAMs: Modeling and Design Space

Switching event detection and self-termination programming circuit for energy efficient ReRAM memory arrays

SixTrack Version 5: Status and New Developments

A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

The Cost of Scaling a Reliable Interconnection Topology

SoK: Shining Light on Shadow Stacks