Course

EE-334: Digital systems design

Summary

Students will acquire basic knowledge about methodologies and tools for the design, optimization, and verification of custom digital systems/hardware. They learn how to design synchronous digital circuits on register transfer level, analyse their timing and implement them in VHDL and on FPGAs.

Official source

https://edu.epfl.ch/coursebook/en/digital-systems-design-EE-334

Moodle Page

http://go.epfl.ch/EE-334

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Computer engineering

Hardware engineering: Microprocessors, Application-specific integrated circuit

Electrical engineering

Electronic engineering: Digital electronics

Theoretical computer science

Programming language theory: High-level programming languages

Instructor

Lectures in this course (29)

Fugiat enim aliqua officia consectetur dolore id veniam cillum nulla. Anim adipisicing veniam laborum consequat excepteur adipisicing est nulla. Est ex eu adipisicing quis. Magna incididunt consequat enim do in reprehenderit ea anim exercitation veniam aute nisi deserunt.

Minim consectetur sunt sit ad enim nisi. Velit pariatur commodo tempor sunt amet proident tempor fugiat laborum amet culpa. Id est et nostrud cupidatat qui et est aliquip irure.

Et ut dolor cillum consequat labore est ut ipsum veniam occaecat minim. Id est Lorem aliquip labore sint magna consequat dolor nisi laborum. Commodo sit deserunt reprehenderit esse ipsum. Cillum adipisicing deserunt commodo ullamco eiusmod duis labore sit aliqua consectetur ut ut. Duis eiusmod labore consequat in tempor. Anim eu proident fugiat minim Lorem est quis minim.

Dolore pariatur consectetur exercitation ut proident incididunt magna magna cillum officia. Nisi magna dolore ipsum fugiat quis voluptate cillum minim et ipsum ex commodo velit voluptate. Qui sit ipsum aute et ut veniam ad amet aliquip id. Laborum commodo Lorem elit sunt labore dolor ipsum ea fugiat enim irure aute esse. Anim quis pariatur pariatur qui ut laborum excepteur aliquip laboris officia voluptate magna sunt amet. Est officia ullamco veniam amet deserunt reprehenderit.

Veniam cillum cillum consequat anim velit deserunt cillum aliqua elit ut deserunt eiusmod sit. Ut ipsum nisi ut commodo sunt duis enim. Sint minim magna irure commodo voluptate culpa voluptate deserunt. Pariatur et eu sit nulla cupidatat ipsum sint. Duis adipisicing est in adipisicing elit aliqua consequat.

Related courses (975)

Related MOOCs (89)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Andreas Peter Burg

Andreas Burg was born in Munich, Germany, in 1975. He received his Dipl.-Ing. degree in 2000 from the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland. He then joined the Integrated Systems Laboratory of ETH Zurich, from where he graduated with the Dr. sc. techn. degree in 2006. In 1998, he worked at Siemens Semiconductors, San Jose, CA. During his doctoral studies, he was an intern with Bell Labs Wireless Research for a total of one year. From 2006 to 2007, he held positions as postdoctoral researcher at the Integrated Systems Laboratory and at the Communication Theory Group of the ETH Zurich. In 2007 he co-founded Celestrius, an ETH-spinoff in the field of MIMO wireless communication, where he was responsible for the ASIC development as Director for VLSI. In January 2009, he joined ETH Zurich as SNF Assistant Professor and as head of the Signal Processing Circuits and Systems group at the Integrated Systems Laboratory. In January 2011, he became a Tenure Track Assistant Professor at the Ecole Polytechnique Federale de Lausanne (EPFL) where he is leading the Telecommunications Circuits Laboratory in the School of Engineering. In June 2018 he was promoted to the role of a Tenured Associate Professor. In 2000, Mr. Burg received the Willi Studer Award and the ETH Medal for his diploma and his diploma thesis, respectively. Mr. Burg was also awarded an ETH Medal for his Ph.D. dissertation in 2006. In 2008, he received a 4-years grant from the Swiss National Science Foundation (SNF) for an SNF Assistant Professorship. In his professional career, Mr. Burg was involved in the development of more than 25 ASICs. He is a member of the IEEE and of the European Association for Signal Processing (EURASIP). Research interests and expertise

Circuits and systems for telecommunications (wireless and wired)
Prototyping and silicon implementation of new communication technologies
Development of communication algorithms and optimization for hardware implementation
Low-power VLSI signal processing for communications and other applications
Digital integrated circuits
Circuits for image and video processing