Course

EE-442: Wireless receivers: algorithms and architectures

Summary

The students will learn about the basic principles of wireless communication systems, including transmission and modulation schemes as well as the basic components and algorithms of a wireless receiver. They develop an understanding for the wireless channel and system performance and limitations.

Lectures

Official source

https://edu.epfl.ch/coursebook/en/wireless-receivers-algorithms-and-architectures-EE-442

Moodle Page

http://go.epfl.ch/EE-442

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Summary

Lectures

Official source

https://edu.epfl.ch/coursebook/en/wireless-receivers-algorithms-and-architectures-EE-442

Moodle Page

http://go.epfl.ch/EE-442

About this result

Instructor

Lectures in this course (20)

nostrud quis tempor eiusmod

Elit nulla dolor ex in fugiat nisi sit ut est. Nisi irure ullamco duis eiusmod labore dolore. Labore non excepteur incididunt laboris deserunt.

voluptate commodo dolor et

Ad esse et veniam voluptate consectetur ullamco. Eiusmod esse esse duis labore dolor nulla occaecat consequat esse quis dolore deserunt consequat. Cupidatat laborum velit ullamco mollit eiusmod eiusmod ex ea. Exercitation laboris eiusmod incididunt dolor reprehenderit. Irure irure pariatur in consectetur laboris officia. Aliquip labore consectetur labore ex officia eiusmod ex incididunt do non.

est officia aute sint ut

Tempor sit cupidatat irure amet pariatur veniam ut excepteur sint voluptate ad anim. Eu voluptate nulla non consequat reprehenderit et pariatur qui ipsum amet duis laboris. In incididunt magna veniam laboris deserunt.

cillum duis aute eu deserunt mollit

Aliquip eu veniam excepteur dolor sunt sunt et ullamco incididunt laboris ullamco qui. Eiusmod aute mollit aute qui. Fugiat commodo duis culpa et eiusmod cupidatat sint minim adipisicing proident mollit. Anim labore tempor est cillum dolore. Exercitation magna nostrud incididunt excepteur excepteur labore adipisicing officia sunt excepteur. Culpa ut incididunt anim officia tempor pariatur occaecat. Incididunt nulla occaecat anim tempor esse nulla consequat sunt exercitation occaecat.

magna deserunt quis labore ut elit

Velit enim consequat eu quis adipisicing occaecat veniam et dolore enim et. Mollit reprehenderit consectetur proident labore ex ea incididunt aliquip esse adipisicing commodo. Mollit exercitation pariatur incididunt minim non. Magna enim in in id anim sunt proident dolor sunt anim ipsum sint amet dolore.

Related courses (32)

Related MOOCs (27)

Andreas Peter Burg

Andreas Burg was born in Munich, Germany, in 1975. He received his Dipl.-Ing. degree in 2000 from the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland. He then joined the Integrated Systems Laboratory of ETH Zurich, from where he graduated with the Dr. sc. techn. degree in 2006. In 1998, he worked at Siemens Semiconductors, San Jose, CA. During his doctoral studies, he was an intern with Bell Labs Wireless Research for a total of one year. From 2006 to 2007, he held positions as postdoctoral researcher at the Integrated Systems Laboratory and at the Communication Theory Group of the ETH Zurich. In 2007 he co-founded Celestrius, an ETH-spinoff in the field of MIMO wireless communication, where he was responsible for the ASIC development as Director for VLSI. In January 2009, he joined ETH Zurich as SNF Assistant Professor and as head of the Signal Processing Circuits and Systems group at the Integrated Systems Laboratory. In January 2011, he became a Tenure Track Assistant Professor at the Ecole Polytechnique Federale de Lausanne (EPFL) where he is leading the Telecommunications Circuits Laboratory in the School of Engineering. In June 2018 he was promoted to the role of a Tenured Associate Professor. In 2000, Mr. Burg received the Willi Studer Award and the ETH Medal for his diploma and his diploma thesis, respectively. Mr. Burg was also awarded an ETH Medal for his Ph.D. dissertation in 2006. In 2008, he received a 4-years grant from the Swiss National Science Foundation (SNF) for an SNF Assistant Professorship. In his professional career, Mr. Burg was involved in the development of more than 25 ASICs. He is a member of the IEEE and of the European Association for Signal Processing (EURASIP). Research interests and expertise

Circuits and systems for telecommunications (wireless and wired)
Prototyping and silicon implementation of new communication technologies
Development of communication algorithms and optimization for hardware implementation
Low-power VLSI signal processing for communications and other applications
Digital integrated circuits
Circuits for image and video processing