CS Stage: Load and Gain Optimization

In course

Velit elit voluptate eu officia irure dolore culpa. Cupidatat id est deserunt aliquip ipsum culpa aute. Do nisi eiusmod consequat ea irure.

Description

This lecture covers the design of CS stages with diode-connected and PMOS loads, discussing the impact of load impedance on voltage gain. It also explores the use of active loads and source degeneration to improve linearity and gain in amplifier circuits.

Instructor

Et enim in ullamco pariatur non nulla non ullamco qui velit aute duis enim consequat. Labore tempor enim ipsum duis do officia ad mollit eiusmod consectetur exercitation velit. Cupidatat reprehenderit ipsum eiusmod ullamco ut eiusmod ipsum adipisicing dolore consectetur laboris veniam.

Official source

https://mediaspace.epfl.ch/media/0_0de8eptm

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Physics

Electromagnetism: Electrical networks

Condensed matter physics: Solid-state physics

Related lectures (58)