Lecture
From Algorithms to Architectures: Isomorphic Mapping and Efficiency Assessment
Description
This lecture covers the process of mapping algorithms to hardware architectures, focusing on isomorphic mapping where each operation corresponds to a dedicated hardware unit. It explains the straightforward representation of algorithms as data flow graphs and the transformation approach to optimization. The lecture also delves into assessing efficiency metrics such as timing, throughput, circuit complexity, and power consumption, highlighting the challenges and trade-offs involved in hardware design.
Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.