Lecture
VLIW Architectures: Compilers and Instruction Level Parallelism
Related lectures (77)
MIPS ISA: Instruction Classes and Addressing Modes
Explores MIPS ISA instruction classes, memory organization, and addressing modes, including examples and endianness.
Designing Datapath and Control Logic for ISA Instructions
Explores the design of datapath and control logic for executing ISA instructions, focusing on hardwired control and performance analysis.
Introduction to Processors
Covers the fundamentals of processors, from digital logic to program execution, including components like ALU, register file, and control logic.
Instruction Set Extensions: High-Level Synthesis Techniques
Covers instruction set extensions and high-level synthesis techniques for optimizing embedded processors.
Multi-Cycle MIPS Processor
Explores the design and performance analysis of a Multi-Cycle MIPS Processor compared to a Single-Cycle Processor, emphasizing benefits and downsides.
GPUs: Multithreading and Architecture
Explores GPUs' architecture, multithreading, and their role in machine learning, discussing limitations and future trends.
Data-Parallel Programming: Vector & SIMD Processors
Explores data-parallel programming with vector processors and SIMD, and introduces MapReduce, Pregel, and TensorFlow.
Prediction and Speculation in Processor Design
Covers prediction and speculation techniques in processor design to enhance performance and reduce execution delays.
Dynamic Scheduling in Processors: Enhancing Instruction Execution
Covers dynamic scheduling in processors, focusing on out-of-order execution and managing instruction dependencies effectively.
MIPS Assembly Programming
Introduces MIPS assembly programming, covering constructs, memory map, registers, and processor design.