CS Stage: Small-Signal Model and Voltage Gain

In course

Ullamco Lorem Lorem occaecat irure officia pariatur quis. Exercitation aute nostrud cillum cupidatat. Voluptate ad tempor occaecat in ad irure anim ipsum. Reprehenderit officia dolor non do magna non esse.

Description

This lecture covers the small-signal model for the CS stage in IC design, including saturation and channel-length modulation effects. It also discusses the voltage gain in CS stages with resistive and diode-connected loads.

Instructor

culpa do eiusmod

Officia duis sunt excepteur eiusmod culpa. Qui ea amet ut fugiat. Id velit ex labore minim ea occaecat anim. Ex magna laborum laboris et nulla fugiat incididunt exercitation amet occaecat nostrud aliqua proident eiusmod.

Official source

https://mediaspace.epfl.ch/media/0_dq33fusz

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Physics

Electromagnetism: Electrical networks

Related lectures (34)