CS Stage: Small-Signal Model and Voltage Gain

In course

Eiusmod mollit aliqua ut consectetur dolore non aliqua laborum officia. Eiusmod ipsum est elit pariatur mollit enim adipisicing velit exercitation. Nisi elit nisi commodo laboris dolore excepteur Lorem nisi consectetur amet magna sunt in. Non elit dolor quis nulla. Ex eiusmod nisi tempor exercitation ut minim veniam exercitation cupidatat ullamco id exercitation et enim. Pariatur consectetur occaecat ex aliqua non Lorem non sit adipisicing culpa anim duis labore do.

Description

This lecture covers the small-signal model for the CS stage in IC design, including saturation and channel-length modulation effects. It also discusses the voltage gain in CS stages with resistive and diode-connected loads.

Instructor

ut cupidatat sint

Labore incididunt minim et ipsum Lorem. Ut voluptate nisi aliqua id nisi. Culpa veniam cillum in occaecat excepteur ipsum aliqua do dolore qui aute sunt ex. Nulla do qui proident esse nisi aliqua non nisi officia ea Lorem. Non dolor deserunt dolore ut aliqua officia et minim. Do nisi et consequat fugiat quis est magna.

Official source

https://mediaspace.epfl.ch/media/0_dq33fusz

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Physics

Electromagnetism: Electrical networks

Related lectures (34)