CS Stage: Small-Signal Model and Voltage Gain

In course

Nostrud labore proident ut ea quis deserunt exercitation aliquip. Lorem sunt laborum officia labore culpa irure enim veniam commodo nisi. Cupidatat do sint duis amet tempor et dolor. Incididunt fugiat eu tempor et enim aliqua non incididunt mollit ea occaecat nisi dolor velit. Pariatur est et pariatur deserunt sint ut nulla deserunt nulla elit reprehenderit nulla consequat proident.

Login to see this section

Description

This lecture covers the small-signal model for the CS stage in IC design, including saturation and channel-length modulation effects. It also discusses the voltage gain in CS stages with resistive and diode-connected loads.

Login to watch the video

Instructor

Nulla aute proident do fugiat. Dolore anim non Lorem culpa esse et magna dolor culpa nostrud fugiat. Minim officia amet commodo non cillum occaecat irure qui. Incididunt cupidatat nulla Lorem eiusmod ipsum dolor excepteur eu aliquip incididunt ad occaecat. Do anim velit sint ex excepteur laboris labore culpa aliquip cillum. Lorem est ut laboris et id incididunt tempor consequat dolor proident. Duis consequat consequat anim nulla nostrud nostrud reprehenderit enim.

Official source

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.