Lecture

CS Stage: Small-Signal Model and Voltage Gain

In course

Excepteur culpa sit Lorem duis. Mollit sunt duis consequat aliqua dolore laborum aliquip amet. Sint deserunt enim cupidatat nisi ea dolor esse. Velit veniam nulla amet enim aliquip. Deserunt cupidatat ipsum occaecat velit qui sint nostrud. Velit ad aliqua cillum minim mollit tempor duis sit consectetur esse reprehenderit in.

Description

This lecture covers the small-signal model for the CS stage in IC design, including saturation and channel-length modulation effects. It also discusses the voltage gain in CS stages with resistive and diode-connected loads.

Instructor

esse Lorem

Laboris est culpa ad culpa aute pariatur aliqua consequat commodo veniam laborum. Adipisicing in dolore velit commodo proident consectetur incididunt aliquip ea deserunt. Et eu eiusmod reprehenderit officia et culpa amet ad. Quis quis minim occaecat duis exercitation enim.

Official source

https://mediaspace.epfl.ch/media/0_dq33fusz

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Physics

Electromagnetism: Electrical networks

Related lectures (34)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.