Skip to main content
Graph
Search
fr
|
en
Login
Search
All
Categories
Concepts
Courses
Lectures
MOOCs
People
Practice
Publications
Startups
Units
Show all results for
Home
Lecture
Logical Effort: Fundamentals of VLSI Design
Graph Chatbot
Related lectures (29)
Previous
Page 1 of 3
Next
Digital Logic Circuits: CMOS and Verilog Design
Discusses digital logic circuits, CMOS technology, and Verilog for circuit design.
Digital Logic Circuits: CMOS and Verilog Modeling
Discusses digital logic circuits, focusing on CMOS technology and Verilog modeling techniques.
Logic Systems: TTL Gates and Analog Aspects
Explores TTL gates, analog aspects, and various logic gates in digital circuits.
Introduction to Advanced VLSI Design
Covers Advanced VLSI Design concepts, including Full Custom Design and Parallel Prefix Adder.
Logic Systems: Karnaugh Maps and TTL Gates
Explores Karnaugh maps, TTL gates, analog aspects of digital logic, and prime implicants.
Karnaugh Maps: Grouping Techniques
Explores Karnaugh maps, grouping rules, and transistor logic in logic systems.
VLSI Basics: Design and Technology
Covers VLSI design basics, including scaling, technology, MOSFET operation, and logic circuit implementation.
Logic Systems: Technology Overview
Provides an overview of the technology behind logic gates, covering TTL and CMOS families and addressing static and dynamic hazards, gated clocks, and switch debouncing.
Static Logic Fundamentals
Covers the fundamentals of static logic, including noise immunity, noise margins, and various logic gate designs.
Semicustom RTL Design: Design Flow and Standard Cells
Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.