Logical Effort: Fundamentals of VLSI Design

Related lectures (29)

Page 3 of 3

Covers abstraction levels, EPFL design flow, lowerbounds, and layout recommendations.

Introduces the design of analog CMOS integrated circuits and emphasizes the importance of good analog design skills.

Explores inverter delay, sizing, parasitic capacitances, and device impact on delay optimization in digital circuits.

Introduces Logisim Evolution, focusing on basic components for digital circuit design.

Covers timing analysis of synchronous circuits, focusing on flip-flops, timing constraints, and metastability issues.

Explores dynamic logic fundamentals, hazards, charge-sharing issues, clocking schemes, and various implementations to enhance performance.

Explains the full adder's role in binary addition and its design using transistors.

Explores the evolution of integrated circuits, from transistors to CMOS technology, highlighting key historical milestones.

Covers MOS structures, charge dynamics, and the design of CMOS circuits.