Paolo Ienne, Andrea Guerrieri, Lana Josipovic
With FPGAs facing broader application domains, the conversion of imperative languages into dataflow circuits has been recently revamped as a way to overcome the conservatism of statically scheduled high-level synthesis. Apart from the ability to extract pa ...
ASSOC COMPUTING MACHINERY2019