Publications by Eric Vittoz | EPFL Graph Search

FOSS EKV2.6 Verilog-A Compact MOSFET Model

Christian Enz, Jean-Michel Sallese, Wladyslaw Grabinski, Eric Vittoz, François Krummenacher, Matthias Bucher, Christophe Lallement

The EKV2.6 MOSFET compact model has had a considerable impact on the academic and industrial community of analog integrated circuit design, since its inception in 1996. The model is available as a free open-source software (FOSS) tool coded in Verilog-A. T ...

IEEE2019

Subthreshold Source-Coupled Logic Circuits for Ultra Low Power Applications

Seyed Armin Tajalli, Eric Vittoz, Yusuf Leblebici

This article presents a novel approach for implementing ultra-low power digital components and systems using source-coupled logic (SCL) circuit topology, operating in weak inversion (sub-threshold) regime. PMOS transistors with shorted drain-substrate cont ...

2008

Current Sensing Completion Detection for Subthreshold Asynchronous Circuits

Eric Vittoz, Yusuf Leblebici, Omer Can Akgun

In this paper a novel completion detection method for self-timed, asynchronous subthreshold circuits is presented. By employing the self-timed operation principle, substantial speed gains in the operation of the asynchronous pipelines can be realized. The ...

2007

Ultra Low Power Subthreshold MOS Current Mode Logic Circuits Using a Novel Load Device Concept

Seyed Armin Tajalli, Eric Vittoz, Yusuf Leblebici

This article presents a novel and robust approach for implementing ultra-low power MOS current mode logic (MCML) circuits. To operate at very low bias currents, a simple and compact high resistance load device has been introduced. Operating in subthreshold ...

2007

Ultra low power subthreshold current-mode logic utilizing a novel PMOS load device

Seyed Armin Tajalli, Eric Vittoz, Yusuf Leblebici

A novel approach for implementing MOS current-mode logic (MCML) circuits that can operate with ultra low bias currents is introduced. Measurements of test structures fabricated in 0.18 μm CMOS technology show that the proposed PMOS load device concept can ...

2007

On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation

Eric Vittoz, Yusuf Leblebici, Zeynep Toprak Deniz

This work presents the design and the silicon implementation of an on-line energy optimizer unit based on novel analog computation approaches, which is capable of dynamically adjusting power supply voltages and operating frequencies of multiple processing ...

2007

Design of Completion Detection Circuits for Self-timed Systems Operating in Subthreshold Regime

Eric Vittoz, Yusuf Leblebici, Omer Can Akgun

In this paper implementation of a novel completion detection method for self-timed, asynchronous subthreshold circuits is presented. By employing the self-timed operation principle, substantial speed gains in the operation of the asynchronous pipelines can ...

2007

Eric Vittoz

Graph Chatbot

FOSS EKV2.6 Verilog-A Compact MOSFET Model

Subthreshold Source-Coupled Logic Circuits for Ultra Low Power Applications

Current Sensing Completion Detection for Subthreshold Asynchronous Circuits

Ultra Low Power Subthreshold MOS Current Mode Logic Circuits Using a Novel Load Device Concept

Ultra low power subthreshold current-mode logic utilizing a novel PMOS load device

On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation

Design of Completion Detection Circuits for Self-timed Systems Operating in Subthreshold Regime

On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation

Charge-Based MOS Transistor Modeling - The EKV Model for Low-Power and RF IC Design

Configurable on-line global energy optimization in multi-core embedded systems using principles of analog computation

On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation

FOSS EKV2.6 Verilog-A Compact MOSFET Model

Subthreshold Source-Coupled Logic Circuits for Ultra Low Power Applications

Current Sensing Completion Detection for Subthreshold Asynchronous Circuits

Ultra Low Power Subthreshold MOS Current Mode Logic Circuits Using a Novel Load Device Concept

Ultra low power subthreshold current-mode logic utilizing a novel PMOS load device

Design of Completion Detection Circuits for Self-timed Systems Operating in Subthreshold Regime

On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation

Charge-Based MOS Transistor Modeling - The EKV Model for Low-Power and RF IC Design

Configurable on-line global energy optimization in multi-core embedded systems using principles of analog computation