This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Power grid analysis is a challenging problem for mod- ern integrated circuits. For 3-D systems fabricated using stacked tiers with TSVs, traditional power grid analysis methods for pla- nar (2-D) circ