Person

Anupam Chattopadhyay

This person is no longer with EPFL

Related publications (10)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Anupam Chattopadhyay

Graph Chatbot

Chat with Graph Search

Reversible Pebble Games For Reducing Qubits In Hierarchical Quantum Circuit Synthesis

Wireless Communication and Security Issues for Cyber-Physical Systems and the Internet-of-Things

Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis

The Programmable Logic-in-Memory (PLiM) Computer (Invited)

A Sound and Complete Axiomatization of Majority-n Logic

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Notes on Majority Boolean Algebra

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Exploiting Dynamic Timing Margins in Microprocessors for Frequency-Over-Scaling with Instruction-Based Clock Adjustment

Reversible Logic Synthesis via Biconditional Binary Decision Diagrams

Wireless Communication and Security Issues for Cyber-Physical Systems and the Internet-of-Things

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

The Programmable Logic-in-Memory (PLiM) Computer (Invited)

Reversible Pebble Games For Reducing Qubits In Hierarchical Quantum Circuit Synthesis

Notes on Majority Boolean Algebra

Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis

Exploiting Dynamic Timing Margins in Microprocessors for Frequency-Over-Scaling with Instruction-Based Clock Adjustment

A Sound and Complete Axiomatization of Majority-n Logic

Reversible Logic Synthesis via Biconditional Binary Decision Diagrams