Skip to main content
Publication

Three-Input Gates for Logic Synthesis