Publication

Structured analog CMOS design based on the device inversion level

Related publications (65)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Structured analog CMOS design based on the device inversion level

Graph Chatbot

Chat with Graph Search

MOS current-mode logic standard cells for high-speed low-noise applications

Analytical design and optimization of ultrasonic vibrational transducers for spinal surgery

Ultra-thin nanograin polysilicon devices for hybrid CMOS-NANO integrated circuits

Structured design based on the inversion factor parameter: Case study of ΔΣ modulator system

Design of Completion Detection Circuits for Self-timed Systems Operating in Subthreshold Regime

A standard CMOS multi-channel single-chip receiver for multi-gigabit optical data communications

A new interconnect-centric design methodology for high-speed standard cells with crosstalk immunity

Via-Programmable Expanded Universal Logic Gate in MCML for Structured ASIC Applications: Part I - Circuit Design

Hybrid CMOS-SET devices and circuits

Procedural Analog Design (PAD) tool