Publication
Software Transactional Memory on Relaxed Memory Models
Related publications (32)
Bit-Line Computing for CNN Accelerators Co-Design in Edge AI Inference
David Atienza Alonso, Giovanni Ansaloni, Alexandre Sébastien Julien Levisse, Marco Antonio Rios, Flavio Ponzina
By supporting the access of multiple memory words at the same time, Bit-line Computing (BC) architectures allow the parallel execution of bit-wise operations in-memory. At the array periphery, arithmetic operations are then derived with little additional o ...
2023Distributed Computing with Modern Shared Memory
In this thesis, we revisit classic problems in shared-memory distributed computing through the lenses of (1) emerging hardware technologies and (2) changing requirements. Our contributions consist, on the one hand, in providing a better understanding of th ...
EPFL2020Subjective feeling of re‐experiencing past events using immersive virtual reality prevents a loss of episodic memory
Olaf Blanke, Bruno Herbelin, Andrea Serino, Robin Mange, Lucie Bréchet
Introduction: Personally meaningful past episodes, defined as episodic memories (EM), are subjectively re-experienced from the natural perspective and location of one's own body, as described by bodily self-consciousness (BSC). Neurobiological mechanisms o ...
2020Improving Main-memory Database System Performance through Cooperative Multitasking
Database systems access memory either sequentially or randomly. Contrary to sequential access and despite the extensive efforts of
computer architects, compiler writers, and system builders, random access to data larger than the processor cache has been s ...
EPFL2019Scalable Synchronization in Shared-Memory Systems: Extrapolating, Adapting, Tuning
As hardware evolves, so do the needs of applications. To increase the performance of an application,
there exist two well-known approaches. These are scaling up an application, using a larger multi-core
platform, or scaling out, by distributing work to mul ...
EPFL2018Passing Messages while Sharing Memory
Rachid Guerraoui, Naama Ben David
We introduce a new distributed computing model called m&m that allows processes to both pass messages and share memory. Motivated by recent hardware trends, we find that this model improves the power of the pure message-passing and shared-memory models. As ...
ASSOC COMPUTING MACHINERY2018Inferring Scalability from Program Pseudocode
Recent trends have led hardware manufacturers to place multiple processing cores on a single chip, making parallel programming the intended way of taking advantage of the increased processing power. However, bringing concurrency to average programmers is c ...
EPFL2014Leveraging Hardware Message Passing for Efficient Thread Synchronization
André Schiper, Thomas Ropars, Darko Petrovic
As the level of parallelism in manycore processors keeps increasing, providing efficient mechanisms for thread synchronization in concurrent programs is becoming a major concern. On cache-coherent shared-memory processors, synchronization efficiency is ult ...
2014Leveraging Hardware Message Passing for Efficient Thread Synchronization
André Schiper, Thomas Ropars, Darko Petrovic
As the level of parallelism in manycore processors keeps increasing, providing efficient mechanisms for thread synchronization in concurrent programs is becoming a major concern. On cache-coherent shared-memory processors, synchronization efficiency is ult ...
Assoc Computing Machinery2014Everything You Always Wanted to Know about Synchronization but Were Afraid to Ask
Rachid Guerraoui, Vasileios Trigonakis, Tudor Alexandru David
This paper presents the most exhaustive study of synchronization to date. We span multiple layers, from hardware cache-coherence protocols up to high-level concurrent software. We do so on different types of architectures, from single-socket - uniform and ...
2013