Comparative Analysis of NoCs for Two-Dimensional Versus Three-Dimensional SoCs Supporting Multiple Voltage and Frequency Islands
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
Systems-on-Chip (SoC) design involves several challenges, stemming from the extreme miniaturization of the physical features and from the large number of devices and wires on a chip. Since most SoCs are used within embedded systems, specific concerns are i ...
A new polymer device for use with conventional particulate stationary phases for on-chip, fritless, capillary electrochromatography (CEC) has been realized. The structure includes an injector and a tapered column in which the particles of the stationary ph ...
Applications of Specification and Design Languages for SoCs includes a selection of the best contributions to the Forum on Specification and Design Languages held in 2005 (FDL'05). Since its inception in 1998, FDL has established itself as the premier Euro ...
The network-on-chip paradigm is an emerging paradigm that effectively addresses and presumably can overcome the many on-chip interconnection and communication challenges that already exist in today's chips or will likely occur in future chips. Effective on ...
The growing complexity of customizable single-chip multiprocessors is requiring communication resources that can only be provided by a highly-scalable communication infrastructure. This trend is exemplified by the growing number of network-on-chip (NoC) ar ...
Institute of Electrical and Electronics Engineers2005
In this paper we present the manner the POEtic chip can be used to rapidly prototype systems. This chip, currently in test phase, is a system-on-chip containing a microprocessor and a reconfigurable array. Spe- cial features allow to dynamically create dat ...
The Commission E Open Meetings papers are a choice between a status report for the Working Group activity or a short presentation of a subject in the area of the respective WG, which seems more relevant for the period between two such Open Meetings. The di ...
