Publication

A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design

Graph Chatbot

Chat with Graph Search

Accelerator-driven Data Arrangement to Minimize Transformers Run-time on Multi-core Architectures

Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation

Full System Exploration of On-Chip Wireless Communication on Many-Core Architectures

DFAulted: Analyzing and Exploiting CPU Software Faults Caused by FPGA-Driven Undervolting Attacks

FPGA-to-CPU Undervolting Attacks

How Many CPU Cores is an FPGA Worth? Lessons Learned from Accelerating String Sorting on a CPU-FPGA System

Architecture Exploration and Optimization of Heterogeneous Many-Core Compute and Memory Architectures with Architectural Extensions

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

FPGAs in the Datacenters: the Case of Parallel Hybrid Super Scalar String Sample Sort

Gyrokinetic simulations on many- and multi-core architectures with the global electromagnetic Particle-In-Cell Code ORB5