Publication

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Related publications (75)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Graph Chatbot

Chat with Graph Search

Through Silicon Via-Based Grid for Thermal Control in 3D Chips

Synthesis of Networks on Chips for 3D Systems on Chips

Techniques for Fully Integrated Intra-/Inter-chip Optical Communication

On-chip implementation of multiprocessor networks and switch fabrics

Network-On-Chip Design and Synthesis Outlook

Delta-sigma loop based on charge pumping in SOI optical sensor

Predictor virtualization

Techniques for fully integrated intra-/inter-chip optical communication

Copper / low-k technological platform for the fabrication of high quality factor above-IC passive devices

Applications of Specification and Design Languages for SoCs Selected papers from FDL'05