Top-down fabrication of very-high density vertically stacked silicon nanowire arrays with low temperature budget
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
Stencil lithography is an innovative method for patterning that has a great flexibility from many points of view. It is based on shadow mask evaporation using thin silicon nitride membranes that allow the patterning of sub-100 nm features up to 100 μm in a ...
We propose a novel lithography method based on local deposition through miniature shadow-masks (nanostencils) for the fabrication of silicon based nanoelectronics devices. We demonstrate the fabrication of nanowires with a CMOS compatible stencil based lit ...
A fully functional arrangement of a 2×1 array of active and self-detecting cantilevers, stress sensing metal-oxide-semiconductor transistors and thermal bimorph actuators was introduced. One of the two cantilevers was used as a reference while the other on ...
Latest fabrication technologies of self-assembly nano-circuits (carbon nanotubes, silicon nanowires, etc.) have deployed bottom-up techniques that reach feature sizes well below 65nm, holding great promise for future large silicon-based integrated circuits ...