Two-Port Low-Power Gain-Cell Storage Array: Voltage Scaling and Retention Time
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
The problem of energy optimization in multi-core systems (such as single-chip multiprocessors) where the individual energy demands of various processing elements are governed by instantaneous workload requirements is well defined in literature. The signifi ...
In this paper, we study the operation of MOS current-mode logic (MCML) gates at lower-than-nominal supply voltages.We show that power can be traded for speed by reducing the supply voltage below the nominal value, while the power-delay product stays nearly ...
This paper presents the design, realization and characterization of a new hybrid A/D converter based on a combined incremental and cyclic conversion. The proposed implementation offers a configurable resolution, and permits to share the same hardware for t ...
Various synthesis strategies relying on conventional standard-cell libraries (SCLs) are evaluated in order to minimize the energy dissipation per operation in sub-threshold (sub-VT) systems. First, two sub-V T analysis methods are reviewed, both of which a ...
This paper presents a solar charger ASIC for Nickelbased (NiCd or NiMH) batteries. The system is fully integrated and no external component is needed. The ASIC includes a voltage reference, a low-impedance switch, an oscillator, a poweron reset, and a digi ...
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2009
The subthreshold MOS source-coupled logic (STSCL) technique is of great interest for designing ultra low power circuits. In this paper we discuss the design of a pipelined encoder for an 8-bit folding and interpolating (F&I) analog-to-digital (ADC) data co ...
In this paper we present Matlab analysis as well as CMOS implementation of an analog current mode Kohonen neural network (KNN). The presented KNN has been realized using several building blocks proposed earlier by the authors, such as: binary tree winner t ...
This paper presents a Discrete-time Model Predictive-based Control strategy for the voltage regulation of an islanded distributed generation (DG) unit. The DG unit includes a voltage source converter (VSC) interfaced to the grid through a switch and a coup ...
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2011
This paper presents stability analysis of a distributed generation (DG) controller, in an islanded mode, based on the Mapping Theorem and the Zero Exclusion Condition, and validates the results based on a laboratory scale experimental setup. The DG unit is ...
This contribution presents control methods for the regulation of the voltage and the frequency on AC minigrids, fed by voltage source inverters (VSI). In order to avoid a complex communication network for the synchronization of the various VSI on a minigri ...