Ali H. Sayed
A modular parallel architecture for a MMSE-DFE coefficient computation processor is presented. The architecture is based on QR factorization of a channel-and-noise-dependent data matrix and is implemented using CORDIC processors within a systolic array arc ...
Academic Press1999