Publication

Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling

Related publications (40)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling

Graph Chatbot

Chat with Graph Search

Subthreshold SCL for Ultra-Low-Power SRAM and Low-Activity-Rate Digital Systems

Physically clustered Forward Body Biasing for variability compensation in nano-meter CMOS design

Physically clustered forward body biasing for variability compensation in nanometer CMOS design

1T Memory Cell Based on PVDF-TrFE Field Effect Transistor

An Examination of the Effect of Feature Size Scaling on Effective Power Consumption in Analog to Digital Converters

Low-Power Adaptive Bias/Clock Generator Using 0.18um CMOS Technology for Multi-Core Continuous Voltage and Frequency Scaling

A Low-Power Adaptive Bias/Clock Generator for Fine-Grained Voltage and Frequency Scaling in Multi-Core Systems

SOI mixed-mode design techniques and case studies

Managing Static Leakage Energy in Microprocessor Functional Units

Design and analysis techniques for dynamic current mirrors