Column-Separated Compressive Sampling Scheme for Low Power CMOS Image Sensors
Related publications (59)
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
Many daylighting applications require a precise knowledge of the directional transmission features of advanced fenestration materials. These photometric properties are described by a bi-directional transmission distribution function (BTDF), whose experimen ...
This paper presents a low-power analog simulator for the transient stability of a two-machine power system. The simulator is implemented in a standard digital CMOS process. Its building blocks are: sine shaper, transconductor with extended linear range, an ...
Professionals in various fields such as medical imaging, biology and civil engineering require rapid access to huge amounts of uncompressed pixmap image data. In order to fulfil these requirements, a parallel image server architecture is proposed, based on ...
Visual capabilities recovery for some kind of illness is possible through subretinal implantable device stimulation. Two possible approaches for retinal pixel are proposed, fabricated in 0.35mum CMOS, tested and compared including electronic response on a ...
We show that we can effectively fit complex animation models to noisy image data. Our approach is based on robust least squares adjustment and takes advantage of three complementary sources of information: stereo data, silhouette edges and 2D feature point ...
The paper presents an original analog-to-digital converter (ADC) array meeting the constraining requirements in resolution, speed, size, and low power consumption of high-performance low-cost video cameras. The converter array is based on ADC cells relying ...
A low-power and low-voltage (LP/LV) RF front-end operating at 430MHz and implemented in a standard 0.5 mu m digital CMOS process is described. Specific LP/LV bias techniques and design tradeoffs are discussed and their application to the design of a fully ...
We propose and demonstrate a nonvolatile holographic recording system for storing two-dimensional images. The readout light in this system is not absorbed by the holographic medium, and the data are preformatted or postformatted so that lines from differen ...
Today's world of electronics becomes more and more digital and therefore CMOS becomes the dominant technology. A CMOS process compared to a bipolar process offers several advantages, mainly a low power consumption which is important for portable systems po ...