Publication
How to Stop Under-Utilization and Love Multicores
Related publications (52)
Micro-architectural Analysis of Database Workloads
Database workloads have significantly evolved in the past twenty years. Traditional database systems that are mainly used to serve Online Transactional Processing (OLTP) workloads evolved into specialized database systems that are optimized for particular ...
EPFL2021Micro-architectural analysis of in-memory OLTP: Revisited
Anastasia Ailamaki, Danica Porobic, Utku Sirin
Micro-architectural behavior of traditional disk-based online transaction processing (OLTP) systems has been investigated extensively over the past couple of decades. Results show that traditional OLTP systems mostly under-utilize the available micro-archi ...
2021Performance Characterization of HTAP Workloads
Anastasia Ailamaki, Sandhya Dwarkadas, Utku Sirin
Hybrid Transactional and Analytical Processing (HTAP) systems have become popular in the past decade. HTAP systems allow running transactional and analytical processing workloads on the same data and hardware. As a result, they suffer from workload interfe ...
IEEE COMPUTER SOC2021mu RAI: Securing Embedded Systems with Return Address Integrity
Embedded systems are deployed in security critical environments and have become a prominent target for remote attacks. Microcontroller-based systems (MCUS) are particularly vulnerable due to a combination of limited resources and low level programming whic ...
INTERNET SOC2020Micro-architectural Analysis of OLAP: Limitations and Opportunities
Anastasia Ailamaki, Utku Sirin
Understanding micro-architectural behavior is important for efficiently using hardware resources. Recent work has shown that in-memory online transaction processing (OLTP) systems severely underutilize their core micro-architecture resources [29]. Whereas, ...
ASSOC COMPUTING MACHINERY2020Improving Main-memory Database System Performance through Cooperative Multitasking
Database systems access memory either sequentially or randomly. Contrary to sequential access and despite the extensive efforts of
computer architects, compiler writers, and system builders, random access to data larger than the processor cache has been s ...
EPFL2019New approaches for track reconstruction in LHCb's Vertex Locator
Starting with Upgrade 1 in 2021, LHCb will move to a purely software-based trigger system. Therefore, the new trigger strategy is to process events at the full rate of 30MHz. Given that the increase of CPU performance has slowed down in recent years, the p ...
E D P SCIENCES2019Exploiting Compute Caches for Memory Bound Vector Operations
Paolo Ienne, Gabriel Falcao Paiva Fernandes, João Miguel Morgado Pereira Vieira
To reduce the average memory access time, most current processors make use of a multilevel cache subsystem. However, despite the proven benefits of such cache structures in the resulting throughput, conventional operations such as copy, simple maps and red ...
IEEE2018Placement of Virtual Containers on NUMA systems: A Practical and Comprehensive Model
Baptiste Joseph Eustache Lepers
Our work addresses the problem of placement of threads, or virtual cores, onto physical cores in a multicore NUMA system. Different placements result in varying degrees of contention for shared resources, so choosing the right placement can have a large ef ...
2018Placement of Virtual Containers on NUMA systems: A Practical and Comprehensive Model
Baptiste Joseph Eustache Lepers
Our work addresses the problem of placement of threads, or virtual cores, onto physical cores in a multicore NUMA system. Different placements result in varying degrees of contention for shared resources, so choosing the right placement can have a large ef ...
USENIX ASSOC2018