Spatial Locality Speculation to Reduce Energy in Chip-Multiprocessor Networks-on-Chip
Related publications (38)
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
The Energy Performance of Buildings Directive (EPBD) requires EU member states to establish a methodology for calculating the energy performance of buildings within a framework that includes the effect of active and passive solar systems as well as other c ...
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., implicit threads) from the sequential execution stream and speculatively execute ...
Instruction-cache misses account for up to 40%; of execution time in online transaction processing (OLTP) database workloads. In contrast to data cache misses, instruction misses cannot be overlapped with out-of-order execution. Chip design limitations do ...
In Senegal, as in most developing countries, domestic energy, much of which is used for preparing meals, is essentially drawn from fuelwood and charcoal. Extensive woodfelling for energy purposes causes severe damages to natural forests, already badly hit ...
Energy efficiency in microarchitectures has become a necessity. Significant dynamic energy savings can be realized for adaptive storage structures such as caches, issue queues, and register files by disabling unnecessary storage resources. Prior studies ha ...
Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of bus-based solutions. NoCs can have regular or a ...
In this paper we introduce a new hardware/software approach to reduce the energy of the shared register file in upcoming embedded architectures with several VLIW processors. This work includes a set of architectural extensions and special loop unrolling te ...
ABSTRACT : The Energy Performance of Buildings Directive (EPBD) requires EU member states to establish a methodology for calculating the energy performance of buildings within a framework that includes the effect of active and passive solar systems as well ...