Publication

A High-Performance Low-Power Near-Vt RRAM-based FPGA

Related publications (109)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A High-Performance Low-Power Near-Vt RRAM-based FPGA

Graph Chatbot

Chat with Graph Search

Real-Time Embedded Emotional Controller

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Concept of a Molecular Charge Storage Dielectric Layer for Organic Thin-Film Memory Transistors

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems

1T Memory Cell Based on PVDF-TrFE Field Effect Transistor

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

A Novel FPGA Logic Block for Improved Arithmetic Performance

Deep-submicron embedded processor architectures for high-performance, low-cost and low-power

Semiconductor memory cell, array, architecture and device, and method of operating same

1T Memory Cell Based on PVDF-TrFE Field Effect Transistor

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Deep-submicron embedded processor architectures for high-performance, low-cost and low-power

Concept of a Molecular Charge Storage Dielectric Layer for Organic Thin-Film Memory Transistors

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

A Novel FPGA Logic Block for Improved Arithmetic Performance

Semiconductor memory cell, array, architecture and device, and method of operating same

Real-Time Embedded Emotional Controller

Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems