Publication

A 110mW 6 Bit 36GS/S Interleaved SAR ADC for 100 GBE Occupying 0.048mm2 in 32nm SOI CMOS

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A 110mW 6 Bit 36GS/S Interleaved SAR ADC for 100 GBE Occupying 0.048mm2 in 32nm SOI CMOS

Graph Chatbot

Chat with Graph Search

Accelerator-driven Data Arrangement to Minimize Transformers Run-time on Multi-core Architectures

Computational Imaging SPAD Cameras

System-Level Exploration of In-Package Wireless Communication for Multi-Chiplet Platforms

Full System Exploration of On-Chip Wireless Communication on Many-Core Architectures

MALTA3: Concepts for a new radiation tolerant sensor in the TowerJazz 180 nm technology

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

An Eight lanes 7Gb/s/pin Source Synchronous Single-Ended RX with Equalization and Far-End Crosstalk Cancellation for Backplane Channels

Design Techniques for Ultra High Frequency Clock Generation in 28 nm FDSOI Technology

Modeling and optimization of Tunnel-FET architectures exploiting carrier gas dimensionality

Implementation of Low-Power 6–8 b 30–90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS