Publication

Single event upset mitigation in low power SRAM design

Related publications (55)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Single event upset mitigation in low power SRAM design

Graph Chatbot

Chat with Graph Search

Energy versus Data Integrity Trade-Offs in Embedded High-Density Logic Compatible Dynamic Memories

Scaling the Memory Power Wall with DRAM-Aware Data Management

Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology

BuMP: Bulk Memory Access Prediction and Streaming

Design of Digital SoC for Operation at High Temperatures

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

4T Gain-Cell with internal-feedback for ultra-low retention power at scaled CMOS nodes

Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design

Cmos compatible non-volatile latch and d-flip flop using resistive switching materials

FireBird: PowerPC e200 Based SoC for High Temperature Operation