Publication

A Study on Buffer Distribution for RRAM-based FPGA Routing Structures

Related publications (86)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Study on Buffer Distribution for RRAM-based FPGA Routing Structures

Graph Chatbot

Chat with Graph Search

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

Exploiting Fast Carry-Chains Of Fpgas For Designing Compressor Trees

Self-replication of complex digital circuits in programmable logic devices

Programmable Logic Circuits based on Ambipolar CNFET

A Novel FPGA Logic Block for Improved Arithmetic Performance

An Experimental Platform for an Indoor Location and Tracking System

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Deep-submicron embedded processor architectures for high-performance, low-cost and low-power

A new interconnect-centric design methodology for high-speed standard cells with crosstalk immunity

Self-replication of complex digital circuits in programmable logic devices

Programmable Logic Circuits based on Ambipolar CNFET

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Deep-submicron embedded processor architectures for high-performance, low-cost and low-power

A new interconnect-centric design methodology for high-speed standard cells with crosstalk immunity

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Exploiting Fast Carry-Chains Of Fpgas For Designing Compressor Trees

A Novel FPGA Logic Block for Improved Arithmetic Performance

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

An Experimental Platform for an Indoor Location and Tracking System