Publication

Efficient Hardware Design Of Iterative Stencil Loops

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Efficient Hardware Design Of Iterative Stencil Loops

Graph Chatbot

Chat with Graph Search

X-Attack 2.0: The Risk of Power Wasters and Satisfiability Don’t-Care Hardware Trojans to Shared Cloud FPGAs

High-Throughput and Flexible Belief Propagation List Decoder for Polar Codes

Orchestrating chromosome conformation capture analysis with Bioconductor

Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation

Bit-Line Computing for CNN Accelerators Co-Design in Edge AI Inference

Post-Moore's Law Fusion: High-Bandwidth Memory, Accelerators, and Native Half-Precision Processing for CPU-Local Analytics

Chaosity: Understanding Contemporary NUMA-architectures

From the Graphical Processing Unit (GPU) to computing power: exploring the situated practices of liquid nitrogen overclocking

HetCache: Synergising NVMe Storage and GPU acceleration for Memory-Efficient Analytics

Electronic readout of DNA amplification in nanoliter chambers. Strategies towards highly parallel semiconductor-based nucleic acid amplification testing.