Publication

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

Related publications (134)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

Graph Chatbot

Chat with Graph Search

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

Utilizing XMG-based Synthesis to Preserve Self-Duality for RFET-Based Circuits

Energy Efficient Sensing using Steep Slope Devices

A Cryogenic Broadband Sub-1-dB NF CMOS Low Noise Amplifier for Quantum Applications

Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

2-D Materials for Ultrascaled Field-Effect Transistors: One Hundred Candidates under the Ab Initio Microscope

Straight to the Point: Intra- and Intercluster LUT Connections to Mitigate the Delay of Programmable Routing

Exploration of Negative Capacitance Devices and Technologies

Polarity-Controllable Devices and Circuits for Doping-Free 2D Electronics