Publication

Generating Configurable Hardware from Parallel Patterns

Related publications (110)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Bio-inspired Systems with Self-developing Mechanisms

Daniel Mange, Joël Rossier, Fabien Vannel

Bio-inspired systems borrow three structural principles characteristic of living organisms: multicellular architecture, cellular division, and cellular differentiation. Implemented in silicon according to these principles, our cellular systems are endowed ...

Springer2007

Dynamically reconfigurable bio-inspired hardware

During the last several years, reconfigurable computing devices have experienced an impressive development in their resource availability, speed, and configurability. Currently, commercial FPGAs offer the possibility of self-reconfiguring by partially modi ...

EPFL2006

A Dynamically Constrained Genetic Algorithm For Hardware-software Partitioning

Guillaume Zufferey, Pierre-André Mudry

In this article, we describe the application of an enhanced genetic algorithm to the problem of hardware-software codesign. Starting from a source code written in a high-level language our algorithm determines, using a dynamically-weighted fitness function ...

2006

In situ micro gripper shaping by electro discharge machining

Reymond Clavel, Mélanie Dafflon, Cédric Joseph

A machining process based on Electro Discharge Machining (EDM) has been developed and allows producing flexible and low-cost tweezers-like grippers or grippers shaped for a specific application. It can be easily included in a micromanipulation setup and re ...

2006

Virtual Memory Window with Dynamic Prefetching Support

Paolo Ienne, Miljan Vuletic

Reconfigurable Systems-an-Chip (RSoCs) on the market consist of full -fledged processors and large Field -Programmable Gate Arrays (FPGAs). The latter can be used to implement the system glue logic, various peripherals, and application - specific coprocess ...

2004

An integrated hardware/software approach for run-time scratch-management

David Atienza Alonso, Luca Benini

An ever increasing number of dynamic interactive applications are implemented on portable consumer electronics. Designers depend largely on operating systems to map these applications on the architecture. However, today’s embedded operating systems abstrac ...

ACM/IEEE Press2004

Hardware morphogenetic developmental system

Dario Floreano, Daniel Roggen

Indirect genotype to phenotype mappings in the form of developmental systems may allow better scalability to larger phenotypes in evolvable hardware. This report reviews developmental systems used in evolvable hardware and it proposes a new classifications ...

2004

SystemC-AMS Requirements, Design Objectives and Rationale

Alain Vachoux

This paper presents and discusses the foundations on which the analog and mixed-signal extensions of SystemC, named SystemC-AMS, will be developed. First, requirements from targeted application domains are identified. These are then used to derive design o ...

2003

An FPGA-based syntactic parser for large size real-life context-free grammars

Cristian Raul Ciressan

This thesis is at the crossroad between Natural Language Processing (NLP) and digital circuit design. It aims at delivering a custom hardware coprocessor for accelerating natural language parsing. The coprocessor has to parse real-life natural language and ...

EPFL2002

MOVAL: a framework for turning digital signal processing algorithms into custom chips

Martin Vetterli

A framework supported by a set of tools for turning digital signal processing algorithms into custom chips is proposed. The framework, called MOVAL, integrates analysis, layout synthesis and validation and is based on a structured top-down design methodolo ...

1986