Publication

Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes

Related publications (62)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes

Graph Chatbot

Chat with Graph Search

Ultra-Low Power 32-bit Pipelined Adder Using Subthreshold Source-Coupled Logic with 5fJ/stage PDP

Physically clustered forward body biasing for variability compensation in nanometer CMOS design

Physically clustered Forward Body Biasing for variability compensation in nano-meter CMOS design

MOS current-mode logic standard cells for high-speed low-noise applications

CMOS Implementation of Low Power Kohonen’s Neural Network for Medical Applications

Tradeoffs in Design of Low-Power Gated-Oscillator CDR Circuits

Bringing NoCs to 65nm

A standard CMOS multi-channel single-chip receiver for multi-gigabit optical data communications

A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0.18µm digital CMOS technology

Hybrid CMOS-SET devices and circuits