A hybrid CDAC-threshold configuring SAR ADC in 28nm FDSOI CMOS

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.