Publication

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

Related publications (96)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

Graph Chatbot

Chat with Graph Search

Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications

Doping-Free Complementary Logic Gates Enabled by Two-Dimensional Polarity-Controllable Transistors

Computer Algebraic Approach to Verification and Debugging of Galois Field Multipliers

Modeling and optimization of Tunnel-FET architectures exploiting carrier gas dimensionality

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

Characterization of bipolar transistors for cryogenic temperature sensors in standard CMOS, 2016 IEEE SENSORS

Multiple-Independent-Gate Field-Effect Transistors for High Computational Density and Low Power Consumption

A low-voltage CMOS-compatible time-domain photodetector, device & front end electronics

Contact resistance effects in organic n-channel thin-film transistors

High-Voltage Tolerant Bi-State Self-Biasing Output Driver using Cascade Complementary Latches in Twin-well CMOS Technology