Publication

Voltage References for the Ultra-Wide Temperature Range from 4.2 K to 300 K in 40-nm CMOS

Related publications (34)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Voltage References for the Ultra-Wide Temperature Range from 4.2 K to 300 K in 40-nm CMOS

Graph Chatbot

Chat with Graph Search

Circuit Designs of High-Performance and Low-Power RRAM-Based Multiplexers Based on 4T(ransistor)1R(RAM) Programming Structure

Multiple-Independent-Gate Field-Effect Transistors for High Computational Density and Low Power Consumption

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

High-Frequency Scaled MoS2 Transistors

Tunnel Field Effect Transistors

Design and Benchmarking of Hybrid CMOS-Spin Wave Device Circuits Compared to 10nm CMOS

A 2.4-GHz low power polar transmitter for wireless body area network applications

System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits

Configurable Logic Gates Using Polarity Controlled Silicon Nanowire Gate-All-Around FETs

Single-layer MoS₂