Publication

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

Related publications (43)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

Graph Chatbot

Chat with Graph Search

Design techniques for a stable operation of cryogenic field-programmable gate arrays

Post-P&R Performance and Power Analysis for RRAM-based FPGAs

Circuit Design, Architecture and CAD for RRAM-based FPGAs

Modeling and optimization of Tunnel-FET architectures exploiting carrier gas dimensionality

A High-performance FPGA Architecture Using One-Level RRAM-based Multiplexers

Optimization Opportunities in RRAM-based FPGA Architectures

Parallel FPGA routing: Survey and challenges

Pattern-based fpga logic block and clustering algorithm

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

Fast Hierarchical NPN Classification