Design and analysis of a systolic array for neural computation
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
A server application is commonly organized as a collection of concurrent threads, each of which executes the code necessary to process a request. This software architecture, which causes frequent control transfers between unrelated pieces of code, decrease ...
Current software-based microarchitecture simulators are many orders of magnitude slower than the hardware they simulate. Hence, most microarchitecture design studies draw their conclusions from drastically truncated benchmark simulations that are often ina ...
A cellular hardware implementation of a spiking neural network with run-time reconfigurable connectivity is presented. It is implemented on a compact custom FPGA board which provides a powerful reconfigurable hardware platform for hardware and software des ...
The reactions and corresponding system of equations for the inorganic SO4 2--NO3 --NH4 + system have been studied with a new heterogeneous partitioning code, HETV. The code is based on the algorithms of ISORROPIA (Nenes et al., Aquat. Geochem. 4 (1998) 123 ...
The productivity of modern society has become inextricably linked to its ability to produce energy-efficient computing technology. Increasingly sophisticated mobile computing systems, powered for hours solely by batteries, continue to proliferate rapidly t ...
In this paper we present the manner the POEtic chip can be used to rapidly prototype systems. This chip, currently in test phase, is a system-on-chip containing a microprocessor and a reconfigurable array. Spe- cial features allow to dynamically create dat ...
Automatic generation of Instruction Set Extensions (ISEs), executed on a custom processing unit or a coprocessor, is an important step towards processor customization. A typical goal of a manual designer is to combine a large number of atomic instructions ...
A key challenge for neural modeling is to explain how a continuous stream of multimodal input from a rapidly changing environment can be processed by stereotypical recurrent circuits of integrate-and-fire neurons in real time. We propose a new computationa ...
Research in multimedia for consumer electronics is dominated by the problem of incredibly short times-to-market, that means fast complexity estimations and fast design of new architectures. On one side more and more sophisticated and flexible applications ...
The original TCV control system was designed in the late 1980s to be inherently network based in that all control operations were performed from X-windows terminals and the control computers were networked. Using VMS-VAX technology, the acquisition system ...
